
1. Technology overview
OPENEDGES Technology is a semiconductor IP company based in Seoul, South Korea, listed on KOSDAQ, with subsidiaries in Yokohama, Japan, and Shanghai, China. It supplies chip designers with an integrated memory subsystem so they do not have to assemble DDR controllers, PHYs and on-chip interconnect from separate vendors.
Its portfolio covers the OMC DDR memory controller, the OPHY DDR PHY, the OIC network-on-chip interconnect and the ENLIGHT neural processing unit. LPDDR5X/5/4X PHY IP has been demonstrated in silicon on 5nm, 6nm and 7nm, with LPDDR5/4 PHY on 8nm to 16nm and LPDDR4 PHY on 22nm. Some IPs carry ASIL-B certification for automotive use. The company reports more than 40 customers and over 80 IPs used in ASIC and ASSP projects; Renesas licensed its memory subsystem IP in 2025.
2. Highlighted features & specifications
- OMC memory controller: DDR memory controller IP for LPDDR and DDR standards.
- OPHY DDR PHY: high-speed memory PHY, silicon-proven from 22nm to 5nm.
- OIC interconnect: network-on-chip bus interconnect IP for SoC integration.
- ENLIGHT NPU: neural processing unit IP for edge AI inference.
- Integrated memory subsystem: controller, PHY and interconnect delivered as one verified package.
- Automotive readiness: ASIL-B certified IPs for safety-related designs.
3. Potential application
A Vietnamese fabless startup designing an edge AI SoC can license the controller, PHY and NPU as a bundle. A design services firm can use the silicon-proven PHY to reduce risk on customer tape-outs. An automotive electronics team can evaluate ASIL-B memory IP for a domain controller chip.
4. Benefits
One vendor provides the memory controller, PHY and interconnect, which reduces integration risk between blocks from different suppliers. PHY IP is silicon-proven across nodes from 22nm down to 5nm. ASIL-B certified IPs support automotive chip projects. The ENLIGHT NPU can be paired with the memory IP for edge AI SoCs.
5. Market trends & opportunities
AI and automotive chips are increasingly limited by memory bandwidth, which makes LPDDR and DDR subsystem IP a critical licensing category. Licensing proven memory IP lets new design houses in Asia focus on their own differentiating logic. Vietnam's growing chip design sector is a potential source of licensees for such IP.
6. Other information
Headquartered in Seoul, South Korea; listed on KOSDAQ (394280). Subsidiaries in Yokohama, Japan, and Shanghai, China. Acquired PHY developer The Six Semiconductor (TSS) in 2019. Renesas licensed its memory subsystem IP in June 2025.
One platform connecting startups, corporations, research institutions, regions and investors











Playbook & Handbook · February 6, 2026
Winning Accelerator Playbook 2026 by BambuUP
EDTECH: LEVERAGING AI-POWERED TECHNOLOGIES TO TRANSFORM THE LEARNING EXPERIENCE








































